



1. Explain the structure and operation of MOS Transistors?

MOS Transistors are also called as MOSFET's. They can be broadly classified into four categories -
n-type depletion
p-type depletion
n-type enhancement
p-type enhancement.


n-MOS enhancement mode




n-MOS depletion mode.




p-mos enhancement mode




p-MOS depletion mode




2. fabrication process of MOSFET by using self aligned poly gate technology?




(a)




(b) oxide Silicon




(c) etching



(d) oxidation




(e) Ion Implantation




(f) etching

Poly Silicon
silicon dioxide




(g)




(h)

Metal (Al)



(i)



(j)

4. Discuss the following high order effects in MOSFET-

(a) Narrow channel Effect-

The main drives for reducing size of transistor is their lengths, increasing speed and reducing cost. When you make circuits smaller, their capacitance reduces. thereby increasing operating speed. So, narrow channel effect created.

These narrow channel effects cause categories as following-

Drain Induced Barrier Lowering (DIBL)
Surface Scattering
Velocity Saturation.
Impact Ionization
Hot Carrier Injection.

(b) Subthreshold Conduction -

Subthreshold conduction or leakage or subthreshold drain current is the current between drain and source of a MOSFET when the transistor is in subthreshold region or weak inversion region. In digital circuits, subthreshold conduction is generally viewed as a parasitic leakage in a state that would ideally have no current.

5. S-channel length modulation -
S-channel length modulation is one of the types of narrow channel effect.

channel length modulation is a shortening of the length of the inverted channel region with increase in drain bias for large drain biases. The result of CLM is an increase in current with drain bias and reduction of output resistances.



swer 3.

Q9

NAND and NOR gate designing.

- * The designing of these gates is just similar to that of the designing of an inverter.
- * Firstly, we have to choose the type of inverter we require.
- * The next step is to create the layout.
- * Finally, the designing is done.
- * The making of NAND gate and NOR gate both require two PMOS and 2 NMOS i.e. use of four MOS each.
- * The difference between the layouts is the positioning of PMOS and NMOS.

① NAND gate




* The NAND gate consists of two parallel connected PMOS and two series connected NMOS.

* The output of the gate is V_{out} .

* V_{DD} is connected by source of two PMOS

* Ground is connected by two series NMOS.

② NOR Gate



* The layout / design of a NOR Gate is shown in the figure.

* It consists of 4 MOS i.e. 2 NMOS and 2 PMOS.

* The two PMOS are connected serially

* And, the two NMOS are connected parallelly

* The serially connected PMOS are directly connected to VDD.

* The parallelly connected NMOS are connected to Gnd by their source.


answer.

(b). Fabrication of MOSFET - fabrication can be said as a process of manufacturing of or making of a mosfet ie Metal Oxide Semiconductor field effect transistor.

The fabrication of a MOSFET includes eight steps starting from a Silicon substrate to a MOSFET


Steps

Step 1




The first step in the process of fabrication involves taking of a substrate of silicon (p-type)


Step 2. It involves adding layer of SiO_2 over the Si substrate



Step 3 In this step we add a layer of photoresist over the layer of SiO_2 .




Step 4 UV radiation




In this step ultra violet radiations are passed on the substrate for the marking of photoresist. Insoluble and soluble photoresist are present.

Step 5




In this step ~~the~~ photoresist is removed and a window is created.

Step 6:



In step (6) the SiO_2 is added again to the window formation on the Si-substrate (p-type) i.e. here patterned polycrystallization is done.


Step 7:



In this step following step (6) n+ diffusion is done.

n+ are added in the p-type Si-substrate.

Step 8:



Finally, in step (7) patterned metallization is done and the MOSFET is ready.

Hence, fabrication is done.



Answer.

(a)

MOS transistor → MOS FET Metal oxide semiconductor
MOS transistor types

(1) P-MOS symbol


(2) N-MOS symbol




The basic symbol of P-MOS and N-MOS transistor is same almost but to differ the PMOS has a not in its symbol.

(1) PMOS ckt

~~PMOS enhancement~~



(2) N-MOS ckt




Here S is Source

D is Drain

G is Gate

Nmos enhancement mode transistor.



→ from fig V_{GS} is the voltage between source and gate
 → I_g is the gate current
 → V_{DS} is the voltage between drain and source.

→ When V_{DS} is positive; the value of V_{GS} becomes zero and no current flows between source and G due to insulation

of gate and drain to source and also


presence of reverse bias P-N junction.

→ When V_{DS} is positive e^- underlying gate turn from n type to p type as the electrons are attracted and holes are repelled.

P MOS enhancement Mode transistor.

In P-MOS enhancement Mode


Transistor V_{DS} is voltage between source and drain V_{GS} b/w gate and source. I_g is gate current.



→ when V_{DS} is negative; value of V_{GS} becomes positive and current flows between source and gate due to presence of forward bias P-N junction.

→ When V_{DS} is negative carriers turn from n type to p-type as electrons are repelled and holes are attracted.

Ques 2. CMOS logic Inverter



CMOS Inverter consists of one PMOS and one NMOS transistors which are both connected serially.

There are two modes in which CMOS Inverter act (1) when PMOS is OFF (2) when NMOS is OFF

*

PMOS - OFF

NMOS - ON

Direct contact between V_{in} (Input Supply and ground).

*

PMOS - ON

NMOS - OFF

The V_{in} and V_{out} are high

In CMOS Inverter

* Switching occurs

* The transition action is not dependent on the size of transistor so transistor can be of minimum size.

* The noise margin is high.